| 전자부품 데이터시트 검색엔진 |
|
STP24DP05BTR 데이터시트(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STP24DP05BTR 데이터시트(HTML) 18 Page - STMicroelectronics |
|
18 / 26 page ![]() Feature description STP24DP05 18/26 7.5 Phase three: “resuming to normal mode” In order to re-enter in normal mode either the LE\DML pin or the sequence showed in the following table and diagram can be used: Note: For proper device operation the "entering in detection" sequence must be followed by a "resume mode" sequence, it is not possible to insert consecutive equal sequence. 7.6 Shift registers data flow control The 8x3 shift registers have a default RGB sequence serial data flow as showed on block diagram Figure 2. The data can be redirected by DF0 and DF1 pins, these pins change the order of the data flow according to the following table: Table 13. SPI sequence to resume in normal mode - truth table CLK 1°2°3°4° 5° OE-R/DM H L HHH LE/DM LLLL L Table 14. Shifter register data flow control Sequence DF0 DF1 BGR 1 1 BGR 0 1 RGB 1 0 GBR 0 0 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |