전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

USBLC6-4 데이터시트(PDF) 4 Page - STMicroelectronics

부품명 USBLC6-4
상세설명  Very low capacitance ESD protection
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

USBLC6-4 데이터시트(HTML) 4 Page - STMicroelectronics

  USBLC6-4 Datasheet HTML 1Page - STMicroelectronics USBLC6-4 Datasheet HTML 2Page - STMicroelectronics USBLC6-4 Datasheet HTML 3Page - STMicroelectronics USBLC6-4 Datasheet HTML 4Page - STMicroelectronics USBLC6-4 Datasheet HTML 5Page - STMicroelectronics USBLC6-4 Datasheet HTML 6Page - STMicroelectronics USBLC6-4 Datasheet HTML 7Page - STMicroelectronics USBLC6-4 Datasheet HTML 8Page - STMicroelectronics USBLC6-4 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
Technical information
USBLC6-4
4/13
2
Technical information
2.1
Surge protection
The USBLC6-4SC6 is particularly optimized to provide surge protection based on the rail to
rail topology.
The clamping voltage VCL can be calculated as follows:
VCL+ = VTRANSIL + VF for positive surges
VCL- = - VF for negative surges
with: VF = VT + Rd.Ip
(VF forward drop voltage, VT forward drop threshold voltage
Calculation example
We assume that the value of the dynamic resistance of the clamping diode is typically:
Rd = 0.5 Ω and VT = 1.1 V.
For an IEC 61000-4-2 surge level 4 (Contact Discharge: Vg = 8 kV, Rg = 330 Ω),
VBUS = +5 V, and if in a first approximation, we assume that:
Ip = Vg / Rg = 24 A.
So, we find:
VCL+ = +31.2 V
VCL- = -13.1 V
Note:
The calculations do not take into account phenomena due to parasitic inductances.
2.2
Surge protection application example
If we consider that the connections from the pin VBUS to VCC, from from I/O to data line and
from GND to PCB GND plane are implemented as racks 10 mm long and 0.5 mm large, we
can assume that the parasitic inductances LVBUS LI/0 and LGND of these tracks are about
6 nH. So, when an IEC 61000-4-2 surge occurs, due to the rise time of this spike (tr = 1 ns),
the voltage VCL has an extra value equal to LI/0·dI/dt, + LGND·dI/dt
The dI/dt is calculated as:
dI/dt = Ip/tr = 24 A/ns
The overvoltage due to the parasitic inductances is:
LI/0·dI/dt, = LGND·dI/dt = 6 x 24 = 144 V
By taking into account the effect of these parasitic inductances due to unsuitable layout, the
clamping voltage will be:
VCL+ = +31.2 + 144 + 144 = 319.2 V
VCL- = -13.1 - 144 -144 = -301.1 V
We can significantly reduce this phenomena with simple layout optimization. It is for this
reason that some recommendations have to be followed (see 2.3: How to ensure good ESD
protection).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com