| 전자부품 데이터시트 검색엔진 |
|
EMIF10-COM01F2 데이터시트(PDF) 4 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
EMIF10-COM01F2 데이터시트(HTML) 4 Page - STMicroelectronics |
|
4 / 7 page ![]() Application information EMIF10-COM01F2 4/7 2 Application information Figure 9. Aplac model 2.1 PCB grounding recommendations In order to ensure a good efficiency in terms of ESD protection and filtering behavior, we recommend to implement microvias (100 µm dia.) between the GND bumps and the GND layer. GND bumps can be connected together in PCB layer 1, and in addition, if possible, use through hole vias (200 µm dia.) in both sides of filter to improve contact to GND (layer). This layout will minimize the distance to the ground and thus parasitic inductances. In addition, we recommend to have GND plane wherever possible. 3 Ordering information scheme Figure 10. Ordering information scheme Demif10 model BV = 7 IBV = 1m CJO = 25p M = 0.3333 RS = 1 VJ = 0.6 TT = 100n out in 200R MODEL = demif10 MODEL = demif10 sub EMIF yy - xxx zz Fx EMI Filter Number of lines Information Package x = resistance value (Ohms) z = capacitance value / 10(pF) or 3 letters = application 2 digits = version F = Flip Chip x = 2: Lead-free, pitch = 500 µm, bump = 315 µm |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |