 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TS2012FC 데이터시트(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS2012FC 데이터시트(HTML) 27 Page - STMicroelectronics |
|
|
27 / 31 page  TS2012FC Package information 27/31 5 Package information In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. Figure 41. Flip-chip package mechanical drawing Die size: 2.1x2.1 mm ± 30µm Die height (including bumps): 600µm Bump diameter: 315µm ±50µm Bump diameter before reflow: 300µm ±10µm Bump height: 250µm ±40µm Die height: 350µm ±20µm Pitch: 500µm ±50µm Bump Coplanarity: 60µm max Optional*: Back coating height: 40µm 500 μm 2.1 mm 2.1 mm 600 μm 40 μm* G1 INL+ 250 μm 500 μm 2.1 mm 2.1 mm 600 μm 40 μm* G1 INL+ 250 μm |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
