| 전자부품 데이터시트 검색엔진 |
|
PM6681ATR 데이터시트(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM6681ATR 데이터시트(HTML) 37 Page - STMicroelectronics |
|
37 / 47 page ![]() PM6681A Design guidelines 37/47 where ∆I L is the inductor current ripple and VRIPPLE is the overall ripple of the T node voltage. It should be chosen higher than approximately 30 mV. The new closed loop gain depends on CINT. In order to ensure stability it must be verified that: Equation 30 Where: Equation 31 where RTOT is the sum of the ESR of the output capacitor Rout and the equivalent ESR given by the virtual ESR network RESR. Moreover CINT must meet the following condition: Equation 32 Where k is a free design parameter greater than 3 and determines the minimum integrator capacitor value CINT: Equation 33 C must be selected as shown: Equation 34 R must be chosen in order to have enough ripple voltage on integrator input: Equation 35 R1 can be selected as follows: OUT Z m INT V Vr f 2 g C × × π > TOT out Z R C 2 1 f × × π = TOT out Z sw R C 2 k f k f × × π = × > OUT Z sw m INT V Vr f k f 2 g C × ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ − × π > INT C 5 C × > C R L R ESR × = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |