 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STPCI2GDY 데이터시트(PDF) 52 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCI2GDY 데이터시트(HTML) 52 Page - STMicroelectronics |
|
|
52 / 111 page  ELECTRICAL SPECIFICATIONS 52/111 Issue 1.0 - July 24, 2002 4.5.4. PCI INTERFACE Figure 4-6 and Table 4-12 list the AC characteris- tics of the PCI interface. PCICLKx stands for any PCI device clock input. Figure 4-6. PCI Timing Diagram PCICLKI STPC.output STPC.input PCICLKx Tclkx Tsetup Thold Toutput (min) Toutput (max) Tcycle Thigh Tlow HCLK Thclk Table 4-12. PCI Bus AC Timings Name Parameter Min Typ Max Unit HCLK to PCICLKO delay (MD[30:27] = 1111) 4.4 5.0 5.7 ns Thclk HCLK to PCICLKI delay 6.5 7.5 8.5 ns Tclkx PCICLKI to PCICLKx skew -0.5 0.3 1.0 ns Tcycle PCICLKI Cycle Time 30 ns Thigh PCICLKI High Time 13 ns Tlow PCICLKI Low Time 13 ns PCICLKI Rising Time 1.5 ns PCICLKI Falling Time 1.5 ns PCICLKI to any output -ns Setup to PCICLKI -- ns Hold from PCICLKI -- ns HCLK to any output -ns Setup to HCLK -- ns Hold from HCLK -- ns Note: These timings are for a load of 50pF. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
