| 전자부품 데이터시트 검색엔진 |
|
L6756D 데이터시트(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6756D 데이터시트(HTML) 8 Page - STMicroelectronics |
|
8 / 36 page ![]() Pins description and connection diagrams L6756D 8/36 2 Pins description and connection diagrams Figure 5. Pins connection (top view) 2.1 Pin descriptions Table 2. Pin description Pin# Name Function 1EN VR enable. Internally pulled-up by 10 μA to 3.3 V. Pull-low to disable the device, set free or pull up above turn-on threshold to enable the controller. 2 to 9 VID0 to VID7 Voltage IDentification pins. 3.3 V compatible, they allow programming output voltage as specified in Table 6 and Table 7 according to VR10/1 pin status. 10 PSI# / VR10 According to the status of PSI_A, the functionality of this pin changes as below: PSI#: Power state indicator input. Connect to the PSI# pin on the CPU to manage low-power state. When asserted (pulled low), the controller will act as programmed on the PSI_A pin. VR10: It allows selecting between VR10 (short to SGND, See Table 6) or VR11 (floating, See Table 7) DACs. 11 SS By connecting a resistor RSS to GND, it allows programming the soft-start time. soft-start time TSS will proportionally change with a gain of 18.52 [µs / k Ω]. Connect 27 kΩ resistor to program T2 = 500 µs. The same slope implemented to reach VBOOT has to be considered also when the reference moves from VBOOT to the programmed VID code. The pin is kept to a fixed 1.24 V. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |