전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

33742 데이터시트(PDF) 53 Page - Freescale Semiconductor, Inc

부품명 33742
상세설명  System Basis Chip with Enhanced High Speed CAN Transceiver
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33742 데이터시트(HTML) 53 Page - Freescale Semiconductor, Inc

Back Button 33742 Datasheet HTML 49Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 50Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 51Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 52Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 53Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 54Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 55Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 56Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 57Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 70 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
53
33742
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 28. Window Watchdog
Figure 29. Timeout Watchdog
Table 31. TIM1 Control Bits
WDW
WDT1
WDT0
Timing (ms typ)
Parameter
Description
0
0
0
9.75
Watchdog Period 1
No Window Watchdog
0
0
1
45
Watchdog Period 2
0
1
0
100
Watchdog Period 3
0
1
1
350
Watchdog Period 4
1
0
0
9.75
Watchdog Period 1
Watchdog Window enabled
(Window length is half the
Watchdog Timing).
1
0
1
45
Watchdog Period 2
1
1
0
100
Watchdog Period 3
1
1
1
350
Watchdog Period 4
Watchdog Timing x 50%
Watchdog Timing x 50%
Watchdog Period
(Watchdog Timing Selected by TIM1 Bit WDW =1)
Window Closed
No Watchdog Clear Allowed
Window Open for Watchdog Clear
Watchdog Period
(Watchdog Timing Selected by TIM1 Bit WDW = 0)
Window Open for Watchdog Clear
Table 32. Timing Register Status Bits
Name
Logic
Failure Description
CANL2VDD
0
No CANL short to VDD.
1
CANL short to VDD.
CANL2BAT
0
No CANL short to VSUP.
1
CANL short to VSUP.
CANL2GND
0
No CANL short to GND.
1
CANL short to GND.
TXPD
0
No TXD dominant.
1
TXD dominant.
Table 33. TIM2 Timing and CANL Failure Diagnostic Register
TIM2
R/W
D3
D2
D1
D0
$101b
W
1
CSP2
CSP1
CSP0
R
CANL2VDD
CANL2BAT
CANL2GND
TXPD
Reset Value
–
–
0
0
0
Reset Condition (Write)(64)
–
–
POR, RESET
POR, RESET
POR, RESET
Notes
64.
See Table 13, page 47, for definitions of reset conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com