 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SH7211 데이터시트(PDF) 86 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7211 데이터시트(HTML) 86 Page - Renesas Technology Corp |
|
|
86 / 1228 page  Section 4 Clock Pulse Generator (CPG) Rev. 2.00 May. 08, 2008 Page 62 of 1200 REJ09B0344-0200 [Legend] Frequency control register MTU2S clock frequency control register AD clock frequency control register Standby control register Standby control register 2 Standby control register 3 Standby control register 4 FRQCR: MCLKCR: ACLKCR: STBCR: STBCR2: STBCR3: STBCR4: FRQCR MCLKCR ACLKCR STBCR STBCR2 STBCR3 STBCR4 Bus interface MD_CLK2 MD_CLK0 CPG control unit Clock frequency control circuit Standby control circuit CK EXTAL XTAL PLL circuit 1 ( ×1, 2, 4) PLL circuit 2 ( ×4) Divider 1 MTU2S clock (M φ, Max. 80 MHz) AD clock (A φ, Max. 40 MHz) Internal clock (I φ, Max. 160 MHz) Peripheral clock (P φ, Max. 40 MHz) Bus clock (B φ = CK, Max. 40 MHz) Crystal oscillator On-chip oscillator HPB bus ×1 ×1/2 ×1/4 ×1/8 Figure 4.1 Block Diagram of Clock Pulse Generator |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
