 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
M16C/29 데이터시트(PDF) 122 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 데이터시트(HTML) 122 Page - Renesas Technology Corp |
|
|
122 / 499 page  11. DMAC p u o r G 9 2 / C 6 1 M page 98 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Table 11.2 DMA Transfer Cycles Table 11.3 Coefficient j, k 11.2. DMA Transfer Cycles Any combination of even or odd transfer read and write adresses is possible. Table 11.2 shows the number of DMA transfer cycles. Table 11.3 shows the Coefficient j, k. The number of DMAC transfer cycles can be calculated as follows: No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k Transfer unit Access address No. of read cycles No. of write cycles 8-bit transfers Even 1 1 (DMBIT= 1) Odd 1 1 16-bit transfers Even 1 1 (DMBIT= 0) Odd 2 2 Internal Area Internal ROM, RAM SFR No wait With wait 1 1 2 2 2 2 j k 3 3 1 wait 2 wait (1) (1) NOTE: 1. Depends on the set value of PM20 bit in PM2 register |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
