전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

M16C/29 데이터시트(PDF) 279 Page - Renesas Technology Corp

부품명 M16C/29
상세설명  RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
PDF  499 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/29 데이터시트(HTML) 279 Page - Renesas Technology Corp

Back Button M16C/29 Datasheet HTML 275Page - Renesas Technology Corp M16C/29 Datasheet HTML 276Page - Renesas Technology Corp M16C/29 Datasheet HTML 277Page - Renesas Technology Corp M16C/29 Datasheet HTML 278Page - Renesas Technology Corp M16C/29 Datasheet HTML 279Page - Renesas Technology Corp M16C/29 Datasheet HTML 280Page - Renesas Technology Corp M16C/29 Datasheet HTML 281Page - Renesas Technology Corp M16C/29 Datasheet HTML 282Page - Renesas Technology Corp M16C/29 Datasheet HTML 283Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 279 / 499 page
background image
16. MULTI-MASTER I2C bus INTERFACE
p
u
o
r
G
9
2
/
C
6
1
M
page 255
8
5
4
f
o
7
0
0
2
,
0
3
.r
a
M
2
1
.
1
.
v
e
R
2
1
1
0
-
1
0
1
0
B
9
0
J
E
R
Item
Function
Format
Based on Philips I2C bus standard:
7-bit addressing format
High-speed clock mode
Standard clock mode
Communication mode
Based on Philips I2C bus standard:
Master transmit
Master receive
Slave transmit
Slave receive
SCL clock frequency
16.1kHz to 400kHz (at VIIC (1)= 4MHz)
I/O pin
Serial data line
SDAMM(SDA)
Serial clock line
SDLMM(SCL)
16. Multi-master I2C bus Interface
The multi-master I2C bus interface is a serial communication circuit based on Philips I2C bus data transfer
format, equipped with arbitration lost detection and synchronous functions. Figure 16.1 shows a block
diagram of the multi-master I2C bus interface and Table 16.1 lists the multi-master I2C bus interface func-
tions.
The multi-master I2C bus interface consists of the S0D0 register, the S00 register, the S20 register, the
S3D0 register, the S4D0 register, the S10 register, the S2D0 register and other control circuits.
Figures 16.2
to 16.8 show the registers associated with the multi-master I2C bus.
Table 16.1 Multi-master I2C bus interface functions
NOTE:
1. VIIC=I2C system clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com