M32CSLASH8A datasheet(246/372 Pages) RENESAS

246 / 372 page

M32C/8A Group

17. Serial Interfaces

Rev.1.00

Jul 15, 2007

Page 229 of 352

REJ09B0385-0100

Table 17.10

Functions in I2C Mode (2)

i = 0 to 4

NOTES:

1. Set default value of the SDAi output while bits SMD2 to SMD0 in the UiMR register are set to 000b (serial

interface disabled).

2. Second data transfer to the UiRB register (at the rising edge of the ninth bit of SCLi).

3. First data transfer to the UiRB register (at the falling edge of the ninth bit of SCLi).

Function

I2C Mode (SMD2 to SMD0 = 010b, IICM = 1)

IICM2 = 0

(NACK/ACK interrupt)

IICM2 = 1

(UART transmit/receive interrupt)

CKPH = 0

(no clock delay)

CKPH = 1

(clock delay)

CKPH = 0

(no clock delay)

CKPH = 1

(clock delay)

Reading RXDi, SCLi pin

levels

Can be read regardless of the corresponding port direction bit

Default value of TXDi,

SDAi output

Value set in the port register before entering I2C mode(1)

SCLi default and end

values

DMA source

(See Figure 17.24)

Acknowledgement detection (ACKi)

UARTi receive operation - at the falling edge

of 9th bit of SCLi

Storing receive data

1st to 8th bit of the receive data are stored

into bits 7 to 0 in the UiRB register

1st to 7th bits of the receive data are stored

into bits 6 to 0 in the UiRB register. 8th bit is

stored into bit 8 in the UiRB register

1st to 8th bits are

stored into bits 7 to 0

in the UiRB

Reading receive data

The value in the UiRB register is read as it is

Bits 6 to 0 in the UiRB

bits 7 to 1. Bit 8 in the

UiRB register is read

as bit 0(3)

M32C/8A 데이터시트(PDF) 246 Page - Renesas Technology Corp

M32C/8A 데이터시트(HTML) 246 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL