M32CSLASH8B datasheet(357/406 Pages) RENESAS

357 / 406 page

Under development

M32C/8B Group

24. Electrical Characteristics

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 340 of 385

Switching Characteristics

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85

°C unless otherwise specified)

Table 24.28

Memory Expansion Mode and Microprocessor Mode

(when accessing external memory space with multiplexed bus)

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

109

f(BCLK) × 2

- 10 [ns]

th(RD-AD)

109

f(BCLK) × 2

- 10 [ns]

th(WR-AD) =

109

f(BCLK) × 2

- 10 [ns]

th(RD-CS)

109

f(BCLK) × 2

- 10 [ns]

th(WR-CS) =

109

f(BCLK) × 2

- 10 [ns]

th(WR-DB) =

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

109 × m

f(BCLK) × 2

- 25 [ns] (if external bus cycle is a

φ + bφ, m = (b × 2) - 1)

td(DB-WR) =

3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

109 × n

f(BCLK) × 2

- 20 [ns] (if external bus cycle is a

φ + bφ, n = a)

td(AD-ALE) =

4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

109 × n

f(BCLK) × 2

- 10 [ns] (if external bus cycle is a

φ + bφ, n = a)

th(ALE-AD) =

5. tc [ns] is added when recovery cycle is inserted.

Symbol

Parameter

Measurement

Condition

Standard

Unit

Min.

Max.

td(BCLK-AD)

Address output delay time

See Figure

24.2

th(BCLK-AD)

Address output hold time (BCLK standard)

-3

th(RD-AD)

Address output hold time (RD standard)(5)

(note 1)

th(WR-AD)

Address output hold time (WR standard)(5)

(note 1)

td(BCLK-CS)

Chip-select signal output delay time

th(BCLK-CS)

Chip-select signal output hold time (BCLK standard)

-3

th(RD-CS)

Chip-select signal output hold time (RD standard)(5)

(note 1)

th(WR-CS)

Chip-select signal output hold time (WR standard)(5)

(note 1)

td(BCLK-RD)

RD signal output delay time

th(BCLK-RD)

RD signal output hold time

-5

td(BCLK-WR)

WR signal output delay time

th(BCLK-WR)

WR signal output hold time

-5

td(DB-WR)

Data output delay time (WR standard)

(note 2)

th(WR-DB)

Data output hold time (WR standard)(5)

(note 1)

td(BCLK-ALE)

ALE signal output delay time (BCLK standard)

th(BCLK-ALE)

ALE signal output hold time (BCLK standard)

-2

td(AD-ALE)

ALE signal output delay time (address standard)

(note 3)

th(ALE-AD)

ALE signal output hold time (address standard)

(note 4)

tdz(RD-AD)

Address output float start time

VCC1 = VCC2 = 5V

M32C/8B 데이터시트(PDF) 357 Page - Renesas Technology Corp

M32C/8B 데이터시트(HTML) 357 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL