전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M32C/8B 데이터시트(PDF) 257 Page - Renesas Technology Corp

부품명 M32C/8B
상세설명  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B 데이터시트(HTML) 257 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 253Page - Renesas Technology Corp M32C/8B Datasheet HTML 254Page - Renesas Technology Corp M32C/8B Datasheet HTML 255Page - Renesas Technology Corp M32C/8B Datasheet HTML 256Page - Renesas Technology Corp M32C/8B Datasheet HTML 257Page - Renesas Technology Corp M32C/8B Datasheet HTML 258Page - Renesas Technology Corp M32C/8B Datasheet HTML 259Page - Renesas Technology Corp M32C/8B Datasheet HTML 260Page - Renesas Technology Corp M32C/8B Datasheet HTML 261Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 406 page
background image
Under development
M32C/8B Group
17. Serial Interfaces
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 240 of 385
17.1.4.3 Clock Phase Setting Function
The clock polarity and clock phase are selected from four combinations of the CKPH and CKPOL bits in the
UiSMR3 register (i = 0 to 4). The master must have the same serial clock polarity and phase as the slaves
involved in the communication. Figure 17.29 shows a transmit and receive operation timing.
Figure 17.29
Transmit and Receive Operation Timing in Special Mode 2
D0
D1
CLKi I/O (CKPOL = 0)
CLKi I/O (CKPOL = 1)
D2
D3
D4
D5
D6
D7
D0
undefined
D1
i=0 to 4
CKPH, DINC: bits in the UiSMR3 register
CKPOL: bit in the UiC0 register
NOTE:
1. P7_0 and P7_1 are N-channel open drain output ports. They must be pulled up externally to output data.
D2
D3
D4
D5
D6
D7
Hi-Z
CLKi I/O (CKPOL = 0)
CLKi I/O (CKPOL = 1)
Hi-Z
D1
D0
D2
D3
D4
D5
D6
D7
D0
D1
D2
D3
D4
D5
D6
D7
(1) When the CKPH = 0 (no clock delay)
(2) When the CKPH = 1 (clock delay)
In master mode
(internal clock)
(DINC = 0)
In slave mode
(external clock)
(DINC = 1)
SSi input pin
TXDi output
SSi input pin
STXDi output (1)
Receive data
input timing
Receive data
input timing
In slave mode
(external clock)
(DINC = 1)
SSi input pin
STXDi
output (1)
Receive data
input timing
In master mode
(internal clock)
(DINC = 0)
SSi input pin
TXDi output
Receive data
input timing
Hi-Z
Hi-Z
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”
“H”
“L”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com