| 전자부품 데이터시트 검색엔진 |
|
M32C/8B 데이터시트(PDF) 274 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/8B 데이터시트(HTML) 274 Page - Renesas Technology Corp |
|
274 / 406 page ![]() Under development M32C/8B Group 18. A/D Converter Preliminary specification Specifications in this manual are tentative and subject to change. REJ09B0450-0050 Rev.0.50 Oct 31, 2008 Page 257 of 385 Figure 18.6 AD0CON4 Register, AD00 to AD07 Registers b7 0 0 0 0 0 0 b6 b5 b4 b1 b2 b3 Symbol AD0CON4 Address 0392h After Reset XXXX 00XXb b0 Function Bit Symbol Bit Name RW − (b7-b4) Reserved bits RW A/D0 Control Register 4(1) MPS10 RW RW MPS11 b3 b2 0 0: (Note 4) 0 1: AN_0 to AN_7, AN15_0 to AN15_7 1 0: AN_0 to AN_7, AN0_0 to AN0_7 1 1: AN_0 to AN_7, AN2_0 to AN2_7 Multi-port sweep port select bits(2, 3) − (b1-b0) RW Set to 0. Read as undefined value. NOTES: 1. If the AD0CON4 register is rewritten during A/D conversion, the conversion result will be incorrect. 2. Do not set bits MPS11 and MPS10 to 01b in the 100-pin package. 3. Bits MPS11 and MPS10 cannot be set to 10b or 11b in memory expansion mode or microprocessor mode. 4. When the MSS bit in the AD0CON3 register is set to 0 (multi-port sweep mode not used), set bits MPS11 and MPS10 to 00b. When the MSS bit is set to 1 (multi-port sweep mode used), set bits MPS11 and MPS10 to other than 00b. Reserved bits Set to 0. Read as undefined value. b15 b7 b8 A/D0 Register i(1, 2, 3, 4) (i = 0 to 7) Symbol AD00 AD01 to AD03 AD04 to AD06 AD07 Address 0381h - 0380h 0383h - 0382h, 0385h - 0384h, 0387h - 0386h 0389h - 0388h, 038Bh - 038Ah, 038Dh - 038Ch 038Fh - 038Eh After Reset b0 00000000 XXXXXXXXb 00000000 XXXXXXXXb 00000000 XXXXXXXXb 00000000 XXXXXXXXb Function RW RO NOTES: 1. When the AD0i register is read by a program in DMAC operating mode, the conversion result is incorrect. 2. If the next A/D conversion result is stored before reading the previous result in the AD0i register, the result will be incorrect. 3. Only AD00 register is enabled in DMAC operating mode. The contents of other registers are undefined. 4. When using both DMAC operating mode and 10-bit mode, select a 16-bit transfer for DMAC. RO RO In 10-bit mode: 2 high-order bits of A/D conversion result In 8-bit mode: Read as 0. 8 low-order bits of A/D conversion result Reserved bits. Read as 0. 0 0 0 0 0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |