전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

H8S2245 데이터시트(PDF) 444 Page - Renesas Technology Corp

부품명 H8S2245
상세설명  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S2245 데이터시트(HTML) 444 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 440Page - Renesas Technology Corp H8S2245 Datasheet HTML 441Page - Renesas Technology Corp H8S2245 Datasheet HTML 442Page - Renesas Technology Corp H8S2245 Datasheet HTML 443Page - Renesas Technology Corp H8S2245 Datasheet HTML 444Page - Renesas Technology Corp H8S2245 Datasheet HTML 445Page - Renesas Technology Corp H8S2245 Datasheet HTML 446Page - Renesas Technology Corp H8S2245 Datasheet HTML 447Page - Renesas Technology Corp H8S2245 Datasheet HTML 448Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 444 / 818 page
background image
Section 11 Watchdog Timer
Rev.3.00 Mar. 26, 2007 Page 402 of 772
REJ09B0355-0300
11.5.3
Switching between Watchdog Timer Mode and Interval Timer Mode
If the mode is switched from watchdog timer to interval timer, or vice versa, while the WDT is
operating, errors could occur in the incrementation. Software must stop the watchdog timer (by
clearing the TME bit to 0) before switching the mode.
11.5.4
System Reset by
WDTOVF
WDTOVF
WDTOVF
WDTOVF Signal
If the
WDTOVF output signal is input to the RES pin of the H8S/2245 Group, the H8S/2245
Group will not be initialized correctly. Make sure that the
WDTOVF signal is not input logically
to the
RES pin. To reset the entire system by means of the WDTOVF signal, use the circuit shown
in figure 11.9.
Reset input
Reset signal to entire system
H8S/2245
RES
WDTOVF
Figure 11.9 Circuit for System Reset by
WDTOVF
WDTOVF
WDTOVF
WDTOVF Signal (Example)
11.5.5
Internal Reset in Watchdog Timer Mode
The H8S/2245 Group is not reset internally if TCNT overflows while the RSTE bit is cleared to 0
during watchdog timer operation, but TCNT and TSCR of the WDT are reset.
TCNT, TCSR, and RSTCR cannot be written to while the
WDTOVF signal is low. Also note that
a read of the WOVF flag is not recognized during this period. To clear the WOVF flag, therefore,
read TCSR after the
WDTOVF signal goes high, then write 0 to the WOVF flag.
11.5.6
OVF Flag Clearing in Interval Timer Mode
When the OVF flag setting conflicts with the OVF flag reading in interval timer mode, writing 0
to the OVF bit may not clear the flag even though the OVF bit has been read while it is 1. If there
is a possibility that the OVF flag setting and reading will conflict, such as when the OVF flag is
polled with the interval timer interrupt disabled, read the OVF bit while it is 1 at least twice before
writing 0 to the OVF bit to clear the flag.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com