HD64F2149YV datasheet(338/1075 Pages) RENESAS

부품명	HD64F2149YV

상세설명	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

338 / 1075 page

Section 11 16-Bit Free-Running Timer

Rev. 3.00 Jan 18, 2006 page 310 of 1044

REJ09B0280-0300

11.1.2

Block Diagram

Figure 11.1 shows a block diagram of the free-running timer.

External

clock source

Internal

clock sources

Clock select

Comparator A

OCRA (H/L)

Comparator B

OCRB (H/L)

Internal

data bus

φ/2

φ/8

φ/32

FTCI

Compare-

match A

Clear

Clock

FTOA

FTOB

Overflow

ICRA (H/L)

Compare-

match B

Input capture

FRC (H/L)

TCSR

FTIA

FTIB

FTIC

FTID

Control

logic

TIER

TCR

TOCR

Interrupt signals

ICIA

ICIB

ICIC

ICID

OCIA

OCIB

FOVI

Legend:

OCRA, B:

FRC:

ICRA, B, C, D:

TCSR:

Output compare register A, B (16 bits)

Free-running counter (16 bits)

Input capture register A, B, C, D (16 bits)

Timer control/status register (8 bits)

TIER:

TCR:

TOCR:

Timer interrupt enable register (8 bits)

Timer control register (8 bits)

Timer output compare control

ICRB (H/L)

ICRC (H/L)

ICRD (H/L)

OCRA R/F (H/L)

OCRDM L

×1

×2

Comparator M

Compare-match M

Figure 11.1 Block Diagram of 16-Bit Free-Running Timer

HD64F2149YV 데이터시트(PDF) 338 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 338 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL