HD64F2149YV datasheet(555/1075 Pages) RENESAS

555 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 527 of 1044

REJ09B0280-0300

SDA

(Master output)

SDA

(Slave output)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit 7

Bit 6

IRIC

IRTR

ICDR

Normal

operation

Precaution:

Data set timing to

ICDR

Incorrect operation

SCL

(Master output)

Start condition generation

Slave address

Data 1

[9] ICDR write

[9] IRIC clear

[6] ICDR write

[6] IRIC clear

[4] Write 1 to BBSY

and 0 to SCP

(start condition

issuance)

User processing

Address + R/

[7]

[5]

(ICDR writing

prohibited)

Figure 16.7 Example of Master Transmit Mode Operating Timing (MLS = WAIT = 0)

16.3.3

Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data, and returns an

acknowledge signal. The slave device transmits data.

The receive procedure and operations by which data is sequentially received in synchronization

with ICDR read operations, are described below.

[1] Clear the TRS bit of ICCR to 0 and switch from transmit mode to receive mode. Set the

WAIT bit to 1 and clear the ACKB bit of ICSR to 0 (acknowledge data setting).

[2] When ICDR is read (dummy data read), reception is started and the receive clock is output,

and data is received, in synchronization with the internal clock. To indicate the wait, clear

the IRIC flag to 0.

Reading from ICDR and clearing of the IRIC flag must be executed continuously so that no

interrupt is inserted.

If a period of time that is equal to transfer one byte has elapsed by the time the IRIC flag is

cleared, the end of transfer cannot be identified.

HD64F2149YV 데이터시트(PDF) 555 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 555 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL