전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

HD64F2149YV 데이터시트(PDF) 638 Page - Renesas Technology Corp

부품명 HD64F2149YV
상세설명  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 638 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 634Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 635Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 636Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 637Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 638Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 639Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 640Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 641Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 642Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 638 / 1075 page
background image
Section 18B Host Interface LPC Interface (LPC)
Rev. 3.00 Jan 18, 2006 page 610 of 1044
REJ09B0280-0300
18B.2.2 Host Interface Control Registers 0 and 1 (HICR0, HICR1)
• HICR0
Bit
7
6
543
210
LPC3E
LPC2E
LPC1E
FGA20E SDWNE
PMEE
LSMIE
LSCIE
Initial value
0
0
000
000
Slave Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Host Read/Write
——
———
———
• HICR1
Bit
7
6
543
210
LPCBSY CLKREQ IRQBSY
LRSTB
SDWNB
PMEB
LSMIB
LSCIB
Initial value
0
0
000
000
Slave Read/Write
R
R
R
R/W
R/W
R/W
R/W
R/W
Host Read/Write
——
———
———
HICR0 and HICR1 contain control bits that enable or disable host interface functions, control bits
that determine pin output and the internal state of the host interface, and status flags that monitor
the internal state of the host interface.
HICR0 and HICR1 are initialized to H'00 by a reset and in hardware standby mode.
HICR0 Bits 7 to 5—LPC Enable 3 to 1 (LPC3E, LPC2E, LPC1E): These bits enable or disable
the host interface function in single-chip mode. When the host interface is enabled (at least one of
the three bits is set to 1), processing for data transfer between the slave processor and the host
processor is performed using pins LAD3 to LAD0,
LFRAME, LRESET, LCLK, SERIRQ,
CLKRUN, and LPCPD.
HICR0
Bit 7
LPC3E
Description
0
LPC channel 3 operation is disabled
(Initial value)
No address (LADR3) matches for IDR3, ODR3, STR3, or TWR0 to TWR15
1
LPC channel 3 operation is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com