전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

HD64F2149YV 데이터시트(PDF) 901 Page - Renesas Technology Corp

부품명 HD64F2149YV
상세설명  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 901 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 897Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 898Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 899Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 900Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 901Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 902Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 903Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 904Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 905Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 901 / 1075 page
background image
Appendix A Instruction Set
Rev. 3.00 Jan 18, 2006 page 873 of 1044
REJ09B0280-0300
Instruction
123
456
789
SUBS #1/2/4,ERd
R:W NEXT
SUBX #xx:8,Rd
R:W NEXT
SUBX Rs,Rd
R:W NEXT
TAS @ERd*
5
R:W 2nd
R:W NEXT R:B:M EA
W:B EA
TRAPA
#x:2
Advanced R:W NEXT Internal
operation,
1 state
W:W
Stack (L)
W:W
Stack (H)
W:W
Stack
(EXR)
R:W:M
VEC
R:W
VEC+2
Internal
operation,
1 state
R:W *
8
XOR.B #xx8,Rd
R:W NEXT
XOR.B Rs,Rd
R:W NEXT
XOR.W #xx:16,Rd
R:W 2nd
R:W NEXT
XOR.W Rs,Rd
R:W NEXT
XOR.L #xx:32,ERd R:W 2nd
R:W 3rd
R:W NEXT
XOR.L ERs,ERd
R:W 2nd
R:W NEXT
XORC #xx:8,CCR
R:W NEXT
XORC #xx:8,EXR
R:W 2nd
R:W NEXT
Reset
excep-
tion
handling
Advanced R:W:M
VEC
R:W
VEC+2
Internal
operation,
1 state
R:W *
6
Interrupt
excep-
tion
handling
Advanced R:W *
7
Internal
operation,
1 state
W:W
Stack (L)
W:W
Stack (H)
W:W
Stack
(EXR)
R:W:M
VEC
R:W
VEC+2
Internal
operation,
1 state
R:W *
8
Notes: 1. EAs is the contents of ER5. EAd is the contents of ER6.
2. EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented
by 1 after execution of the instruction. n is the initial value of R4L or R4. If n = 0, these
bus cycles are not executed.
3. Repeated two times to save or restore two registers, three times for three registers, or
four times for four registers.
4. Start address after return.
5. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
6. Start address of the program.
7. Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery
from sleep mode or software standby mode the read operation is replaced by an
internal operation.
8. Start address of the interrupt-handling routine.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com