| 전자부품 데이터시트 검색엔진 |
|
HD64F2149YV 데이터시트(PDF) 989 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 데이터시트(HTML) 989 Page - Renesas Technology Corp |
|
989 / 1075 page ![]() Appendix B Internal I/O Registers Rev. 3.00 Jan 18, 2006 page 961 of 1044 REJ09B0280-0300 STCR—Serial Timer Control Register H'FFC3 System 7 IICS 0 R/W 6 IICX1 0 R/W 5 IICX0 0 R/W 4 IICE 0 R/W 3 FLSHE 0 R/W 0 ICKS0 0 R/W 2 — 0 R/W 1 ICKS1 0 R/W Bit Initial value Read/Write Notes: 1. 2. Internal Clock Source Select*1 Reserved bit Flash memory control register enable 0 Flash memory control register not selected 1 Flash memory control register selected I2C master enable 0 CPU access to SCI0, SCI1, and SCI2 control registers is enabled 1 CPU access to I2C bus interface data, PWMX and control registers is enabled 0 PA7 to PA4 are normal I/O pins 1 PA7 to PA4 are I/O pins with bus driving capability I2C transfer select 1 and 0*2 I2C extra buffer select Used for 8-bit timer input clock selection. For details, see section 12.2.4, Timer Control Register (TCR). Used for I2C bus interface transfer clock selection. For details, see section 16.2.4, I2C Bus Mode Register (ICMR). |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |