HD64F2149YV datasheet(161/1075 Pages) RENESAS

161 / 1075 page

Section 5 Interrupt Controller

Rev. 3.00 Jan 18, 2006 page 133 of 1044

REJ09B0280-0300

5.5.5

Interrupt Response Times

The H8S/2149 is capable of fast word access to on-chip memory, and high-speed processing can

be achieved by providing the program area in on-chip ROM and the stack area in on-chip RAM.

Table 5.8 shows interrupt response times—the interval between generation of an interrupt request

and execution of the first instruction in the interrupt handling routine. The symbols used in table

5.8 are explained in table 5.9.

Table 5.8

Interrupt Response Times

Number of States

No.

Item

Normal Mode

Advanced Mode

Interrupt priority determination*

Number of wait states until executing

instruction ends*

1 to (19+2·S

PC, CCR stack save

2·S

Vector fetch

2·S

Instruction fetch*

2·S

Internal processing*

Total (using on-chip memory)

11 to 31

12 to 32

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

Table 5.9

Number of States in Interrupt Handling Routine Execution

Object of Access

External Device

8-Bit Bus

16-Bit Bus

Symbol

Internal

Memory

2-State

Access

3-State

Access

2-State

Access

3-State

Access

Instruction fetch

6+2m

3+m

Branch address read

Stack manipulation

Legend:

m: Number of wait states in an external device access

HD64F2149YV 데이터시트(PDF) 161 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 161 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL