| 전자부품 데이터시트 검색엔진 |
|
H8SX/1663 데이터시트(PDF) 473 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 데이터시트(HTML) 473 Page - Renesas Technology Corp |
|
473 / 1158 page ![]() Section 8 Data Transfer Controller (DTC) Rev.1.00 Jun. 07, 2006 Page 421 of 1102 REJ09B0294-0100 8.5.9 Number of DTC Execution Cycles Table 8.9 shows the execution status for a single DTC data transfer, and table 8.10 shows the number of cycles required for each execution. Table 8.9 DTC Execution Status Mode Vector Read I Transfer Information Read J Transfer Information Write L Data Read L Data Write M Internal Operation N Normal 1 0* 1 4* 2 3* 3 0* 1 3* 2.3 2* 4 1* 5 3* 6 2* 7 1 3* 6 2* 7 1 1 0* 1 Repeat 1 0* 1 4* 2 3* 3 0* 1 3* 2.3 2* 4 1* 5 3* 6 2* 7 1 3* 6 2* 7 1 1 0* 1 Block transfer 1 0* 1 4* 2 3* 3 0* 1 3* 2.3 2* 4 1* 5 3•P * 6 2•P* 7 1•P 3•P * 6 2•P* 7 1•P 1 0* 1 [Legend] P: Block size (CRAH and CRAL value) Note: 1. When transfer information read is skipped 2. In full address mode operation 3. In short address mode operation 4. When the SAR or DAR is in fixed mode 5. When the SAR and DAR are in fixed mode 6. When a longword is transferred while an odd address is specified in the address register 7. When a word is transferred while an odd address is specified in the address register or when a longword is transferred while address 4n + 2 is specified |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |