H8SXSLASH1663 datasheet(306/1158 Pages) RENESAS

306 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 254 of 1102

REJ09B0294-0100

6.11

Synchronous DRAM Interface

In this LSI, area 2 in the external space can be used as the SDRAM interface space. Up to 8

Mbytes (64 Mbits) of DRAM is directly connected via the SDRAM interface. The CAS latency

with 2 to 4 is supported.

6.11.1

Setting SDRAM space

Area 2 can be specified as the SDRAM space by the DRAME and DTYPE bits in DRAMCR.

Table 6.24 lists the relationship among the DRAME and DTYPE bits and area 2 interfaces.

In the SDRAM space, pins PB2, PB3, and PB4 are used as the

RAS, CAS, and WE signals. The

PB1 pin is used as the

CS2 signal by the PFCR setting, and the PB5 pin is used as the CKE signal

by setting the OEE bit in DRAMCR to 1. The bus settings of the SDRAM space depend on area 2

settings. The pin wait and program wait for the SDRAM space are not available. For PFCR, see

section 9, I/O Ports.

An SDRAM command is designated by the combination of the

RAS, CAS, and WE signals and

the precharge-sel command (Precharge-sel) output on the upper column address.

This LSI supports the following commands: the NOP, auto-refresh (REF), self-refresh (SELF), all-

bank-precharge (PALL), bank active (ACTV), read (READ), write (WRIT), and mode register

setting (MRS). Commands controlling a bank are not supported.

Table 6.24

Relationship among DRAME and DTYPE and Area 2 Interfaces

DRAME

DTYPE

Area 2 Interface

Basic bus space (initial state)/byte-control SRAM space

DRAM space

SDRAM space

[Legend]

X: Don't care

H8SX/1663 데이터시트(PDF) 306 Page - Renesas Technology Corp