H8SXSLASH1663R datasheet(115/1504 Pages) RENESAS

115 / 1504 page

Section 3 MCU Operating Modes

Rev. 2.00 Sep. 24, 2008 Page 83 of 1468

REJ09B0412-0200

3.2.2

System Control Register (SYSCR)

SYSCR controls MAC saturation operation, selects bus width mode for instruction fetch, sets

external bus mode, enables/disables the on-chip RAM, and selects the DTC address mode.

Bit

Bit Name

Initial Value

R/W

Note: * The initial value depends on the startup mode.



R/W



R/W

MACS

R/W



R/W

FETCHMD

R/W



Undefined*

EXPE

Undefined*

R/W

RAME

R/W

Bit

Bit Name

Initial Value

R/W



R/W



R/W



R/W



R/W



R/W



R/W

DTCMD

R/W



R/W

Bit

Bit Name

Initial

Value

R/W

Descriptions



R/W

Reserved

These bits are always read as 1. The write value should

always be 1.

MACS

R/W

MAC Saturation Operation Control

Selects either saturation operation or non-saturation

operation for the MAC instruction.

0: MAC instruction is non-saturation operation

1: MAC instruction is saturation operation



R/W

Reserved

This bit is always read as 1. The write value should

always be 1.

FETCHMD 0

R/W

Instruction Fetch Mode Select

This LSI can prefetch an instruction in units of 16 bits or

32 bits. Select the bus width for instruction fetch

depending on the used memory for the storage of

programs.

0: 32-bit mode

1: 16-bit mode

H8SX/1663R 데이터시트(PDF) 115 Page - Renesas Technology Corp

H8SX/1663R 데이터시트(HTML) 115 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL