전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

H8SX/1663M 데이터시트(PDF) 565 Page - Renesas Technology Corp

부품명 H8SX/1663M
상세설명  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M 데이터시트(HTML) 565 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 561Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 562Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 563Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 564Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 565Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 566Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 567Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 568Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 569Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 565 / 1504 page
background image
Section 11 EXDMA Controller (EXDMAC)
Rev. 2.00 Sep. 24, 2008 Page 533 of 1468
REJ09B0412-0200
The cluster size is decremented regardless of the read or write operation in the consecutive write
sequences.
Cluster buffer
Transfer source memory
Transfer destination memory
MSB
H'AA0000
Long Word
Long Word
Long Word
Word
Byte
Byte
H'AA0004
H'AA0008
H'AA000C
H'AA0010
LSB
1
2
3
4
2
3
4
1
2
3
4
5
5
6
6
H'BB0000
Long Word
Long Word
Long Word
Word
Word
H'BB0004
H'BB0008
H'BB000C
H'BB0010
CLSBR0
CLSBR1
CLSBR2
CLSBR3
CLSBR4
CLSBR5
CLSBR6
CLSBR7
Figure 11.56 Odd Address Transfer
(2)
Cluster Transfer Read Address Mode (AMS = 1, DIRS = 0)
In this mode, the transfer source address is specified in the source address register (EDSAR) and
data is read from the transfer source and transferred to the cluster buffer. In this mode, the TSEIE
bit in the mode control register (EDMDR) must be set to 1.
Two data access size to 32 bytes can be specified as a cluster size for the consecutive read
operation.
The cycles in a cluster-size transfer are indivisible: another bus cycle (external access by another
bus master, refresh cycle, or external bus release cycle) does not occur in a cluster-size transfer.
ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDR. ETEND
is output for the last read cycle. When an idle cycle is inserted before the last read cycle, the
ETEND signal is also output in the idle cycle.
In this mode, the EDACKE bit in EDMDR must be set to 0 to disable the
EDACK pin output.
Figure 11.57 shows the data flow in the cluster transfer read address mode (from the external
memory to the cluster buffer), and figure 11.58 shows an example of the timing in cluster transfer
read address mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com