전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

H8SX/1663M 데이터시트(PDF) 587 Page - Renesas Technology Corp

부품명 H8SX/1663M
상세설명  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M 데이터시트(HTML) 587 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 583Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 584Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 585Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 586Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 587Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 588Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 589Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 590Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 591Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 587 / 1504 page
background image
Section 11 EXDMA Controller (EXDMAC)
Rev. 2.00 Sep. 24, 2008 Page 555 of 1468
REJ09B0412-0200
TSEIE bit
Activation source occurred
in the transfer size error state
RPTIE bit
Activation source occurred
after BKSZ changed from 1 to 0
SARIE bit
Source address extended
repeat area overflow occurred
DARIE bit
Destination address extended
repeat area overflow occurred
DTIE bit
DTIF bit
Transfer
end interrupt
Condition to set DTIF bit to 1: DTCR
is set to 0 and transfer ends.
ESIE bit
ESIF bit
Condition to set ESIF bit to 1
Transfer escape
end interrupt
Figure 11.70 Interrupts and Interrupt Sources
[1]
[2]
[3]
[4]
[5]
[6]
[7]
Transfer end interrupt of
exception handling routine
Transfer continuation processing
Change register settings
Write 1 to DTE bit
End of interrupt handling routine
(RTE instruction execution)
End of transfer restart processing
Transfer restart after end of
interrupt handling routine
Clear DTIF or ESIF bit to 0
End of interrupt handling routine
[1] Write set values to the registers
(transfer counter, address registers, etc.)
[2] Write 1 to the DTE bit in EDMDR to restart
EXDMA operation. When 1 is written to
the DTE bit, the DTIF or ESIF bit in EDMDR is
automatically cleared to 0 and the interrupt
source is cleared.
[3] The interrupt handling routine is
ended with an RTE instruction, etc.
[4] Write 0 to the DTIF or ESIF bit
in EDMDR by first reading 1 from it.
[5] After the interrupt handling routine is
ended with an RTE instruction, etc.,
interrupt masking is cleared.
[6] Write set values to the registers
(transfer counter, address registers, etc.).
[7] Write 1 to the DTE bit in EDMDR
to restart EXDMA operation.
Change register settings
Write 1 to DTE bit
End of transfer restart processing
Figure 11.71 Procedure for Clearing Transfer End Interrupt and Restarting Transfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com