H8SXSLASH1663M datasheet(762/1504 Pages) RENESAS

762 / 1504 page

Section 14 16-Bit Timer Pulse Unit (TPU)

Rev. 2.00 Sep. 24, 2008 Page 730 of 1468

REJ09B0412-0200

14.4

Operation

14.4.1

Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of

free-running operation, periodic counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

(1)

Counter Operation

When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the corresponding

channel starts counting. TCNT can operate as a free-running counter, periodic counter, and so on.

(a)

Example of count operation setting procedure

Figure 14.3 shows an example of the count operation setting procedure.

Select counter clock

Operation selection

Select counter clearing source

Periodic counter

Set period

Start count

[1]

[2]

[4]

[3]

[5]

Free-running counter

Start count

<Free-running counter>

[5]

[1]

[2]

[3]

[4]

[5]

Select output compare register

Select the counter clock with bits

TPSC2 to TPSC0 in TCR. At the

same time, select the input clock edge

with bits CKEG1 and CKEG0 in TCR.

For periodic counter operation, select

the TGR to be used as the TCNT

clearing source with bits CCLR2 to

CCLR0 in TCR.

Designate the TGR selected in [2] as

an output compare register by means

of TIOR.

Set the periodic counter cycle in the

TGR selected in [2].

Set the CST bit in TSTR to 1 to start

the counter operation.

Figure 14.3 Example of Counter Operation Setting Procedure

H8SX/1663M 데이터시트(PDF) 762 Page - Renesas Technology Corp

H8SX/1663M 데이터시트(HTML) 762 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL