H8SXSLASH1663M datasheet(853/1504 Pages) RENESAS

853 / 1504 page

Section 16 8-Bit Timers (TMR)

Rev. 2.00 Sep. 24, 2008 Page 821 of 1468

REJ09B0412-0200

Bit

Bit Name

Initial

Value

R/W

Description

CMIEA

R/W

Compare Match Interrupt Enable A

Selects whether CMFA interrupt requests (CMIA) are

enabled or disabled when the CMFA flag in TCSR is set

to 1. *

0: CMFA interrupt requests (CMIA) are disabled

1: CMFA interrupt requests (CMIA) are enabled

OVIE

R/W

Timer Overflow Interrupt Enable*

Selects whether OVF interrupt requests (OVI) are

enabled or disabled when the OVF flag in TCSR is set to

0: OVF interrupt requests (OVI) are disabled

1: OVF interrupt requests (OVI) are enabled

CCLR1

CCLR0

R/W

Counter Clear 1 and 0*

These bits select the method by which TCNT is cleared.

00: Clearing is disabled

01: Cleared by compare match A

10: Cleared by compare match B

11: Cleared at rising edge (TMRIS in TCCR is cleared to

0) of the external reset input or when the external

reset input is high (TMRIS in TCCR is set to 1) *

CKS2

CKS1

CKS0

R/W

Clock Select 2 to 0*

These bits select the clock input to TCNT and count

condition. See table 16.2.

Notes: 1. To use an external reset or external clock, the DDR and ICR bits in the corresponding

pin should be set to 0 and 1, respectively. For details, see section 13, I/O Ports.

2. In unit 2 and unit 3, one interrupt signal is used for CMIEB or CMIEA. For details, see

section 16.7, Interrupt Sources.

3. Available only in unit 0 and unit 1.

H8SX/1663M 데이터시트(PDF) 853 Page - Renesas Technology Corp

H8SX/1663M 데이터시트(HTML) 853 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL