M32CSLASH86 datasheet(429/505 Pages) RENESAS

429 / 505 page

Page 406

25. Flash Memory Version

)

(

25.3.5 Software Commands

Read or write 16-bit commands and data from or to even addresses in the user ROM area, in 16-bit units.

When writing a command code, 8 high-order bits (D15 to D8) are ignored.

Table 25.4 Software Commands

Command

Program

Clear Status Register

Read Array

Read Status Register

First Bus Cycle

Second Bus Cycle

Lock Bit Program

Erase All Unlocked Block(1)

Block Erase

Read Lock Bit Status

Write

Mode

Read

Write

Mode

Address

SRD

xxD016

Data

(D15 to D0)

xxFF16

xx7016

xx5016

xx4016

xx7716

xxA716

xx2016

xx7116

Data

(D15 to D0)

Address

NOTES:

1. Blocks 0 to 12 can be erased by the erase all unlocked block command.

Block A cannot be erased. The block erase command must be used to erase the block A.

SRD:

Data in the SRD register (D7 to D0)

WA:

Address to be written (The address specified in the the first bus cycle is the same even address

as the address specified in the second bus cycle.)

WD:

16-bit write data

BA:

Highest-order block address (must be an even address)

Any even address in the user ROM space

xx:

8 high-order bits of command code (ignored)

25.3.5.1 Read Array Command

The read array command reads the flash memory.

Read array mode is entered by writing command code "xxFF16" in the first bus cycle. Content of a

specified address can be read in 16-bit units after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents

from multiple addresses can be read consecutively.

25.3.5.2 Read Status Register Command

The read status register command reads the SRD register (refer to 25.3.7 Status Register for detail).

By writing command code "xx7016" in the first bus cycle, the SRD register can be read in the second

bus cycle. Read an even address in the user ROM area.

Do not execute this command in EW mode 1.

25.3.5.3 Clear Status Register Command

The clear status register command clears the SRD register. By writing "xx5016" in the first bus cycle,

the FMR07 and FMR06 bits in the FMR0 register are set to "002" and the SR5 and SR4 bits in the SRD

M32C/86 데이터시트(PDF) 429 Page - Renesas Technology Corp

M32C/86 데이터시트(HTML) 429 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL