전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M32C/86 데이터시트(PDF) 289 Page - Renesas Technology Corp

부품명 M32C/86
상세설명  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 데이터시트(HTML) 289 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 285Page - Renesas Technology Corp M32C/86 Datasheet HTML 286Page - Renesas Technology Corp M32C/86 Datasheet HTML 287Page - Renesas Technology Corp M32C/86 Datasheet HTML 288Page - Renesas Technology Corp M32C/86 Datasheet HTML 289Page - Renesas Technology Corp M32C/86 Datasheet HTML 290Page - Renesas Technology Corp M32C/86 Datasheet HTML 291Page - Renesas Technology Corp M32C/86 Datasheet HTML 292Page - Renesas Technology Corp M32C/86 Datasheet HTML 293Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 505 page
background image
Page 266
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
22. Intelligent I/O
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Figure 22.4 G1BCR1 Register
Base Timer Control Register 11
Symbol
Address
After Reset
G1BCR1
012316
X000 000X2
RW
RW
RW
RW
RW
RW
RW
Bit Name
Function
Bit
Symbol
b6
0
0
1
1
b5
0
1
0
1
RST1
(b0)
(b3)
(b7)
RST2
Base Timer
Start Bit
BTS
UD0
UD1
Base Timer Reset
Cause Select Bit 1
Base Timer Reset
Cause Select Bit 2
Counter Increment/
Decrement Control Bit
0: Base timer is reset
1: Base timer starts counting
: Counter increment mode
: Counter increment/decrement mode
: Two-phase pulse signal processing
mode(3)
: Do not set to this value
Reserved Bit
Set to "0"
NOTES:
1. The base timer is reset after two fBT1 clock cycles when the base timer value matches the G1PO0
register setting. (See Figure 22.7 for details on the G1PO0 register.) When the RST1 bit is set to "1",
the G1POj register (j=1 to 7) for the waveform generating function and communication function must
be set to a value smaller than the G1PO0 register.
2. The IPSA_0 bit in the IPSA register can select the INT0 or INT1 pin.
3. In two-phase pulse signal processing mode, the base timer is not reset, even though the RST1 bit is
set to "1", if the counter is decremented after two clock cycles when the base timer value matches the
G1PO0 register setting.
0: The base timer is not reset by
matching with the G1PO0 register
1: The base timer is reset by matching
with the G1PO0 register(1)
0: The base timer is not reset by
applying "L" to the INT0 or INT1 pin
1: The base timer is reset by applying
"L" to the INT0 or INT1 pin(2)
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
0
b7
b6
b5
b4
b3
b2
b1
b0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com