전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SH7713 데이터시트(PDF) 114 Page - Renesas Technology Corp

부품명 SH7713
상세설명  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 데이터시트(HTML) 114 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 110Page - Renesas Technology Corp SH7713 Datasheet HTML 111Page - Renesas Technology Corp SH7713 Datasheet HTML 112Page - Renesas Technology Corp SH7713 Datasheet HTML 113Page - Renesas Technology Corp SH7713 Datasheet HTML 114Page - Renesas Technology Corp SH7713 Datasheet HTML 115Page - Renesas Technology Corp SH7713 Datasheet HTML 116Page - Renesas Technology Corp SH7713 Datasheet HTML 117Page - Renesas Technology Corp SH7713 Datasheet HTML 118Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 904 page
background image
Section 3 DSP Operating Unit
Rev.1.50 Aug. 30, 2006 Page 74 of 860
REJ09B0288-0150
3.2.3
CPU Register Sets
In DSP mode, the status register (SR) in the CPU unit is extended to add control bits and three
control registers: a repeat start register (SR), repeat end register (RE), and module register are
added as control registers.
31
31
31
31
16 15
0
0
0
30
29
28 27
16
15
14
13
12
11
10
9876543210
0
MD
RB
BL
RC[11:0]
0
0
0
DSP DMY DMX M
Q
I3
I2
I1
I0
RF1 RF0
S
T
ME
MS
RS
RE
Repeat Start register (RS)
Status Register
(SR)
Repeat End register (RE)
MODulo register (MOD)
Figure 3.2 CPU Registers in DSP Mode
Extension of Status Register (SR): In DSP mode, the following control bits are added to the
status register (SR). These added bits are called DSP extension bits. These DSP extension bits are
valid only in DSP mode.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 28
For details, refer to section 2, CPU.
27 to 16 RC11 to
RC0
All 0
R/W
Repeat Counter
Holds the number of repeat times in order to perform loop
control, and can be modified in privileged mode, privileged
DSP mode, or user DSP mode. At reset, this bit is initialized
to 0. This bit is not affected in the exception handling state.
15 to 13
For details, refer to section 2, CPU.
12
DSP
0
R/W
DSP Bit
Enables or disables the DSP extended functions. If this bit
is set to 1, the DSP extended functions are enabled. This bit
can be modified in privileged mode or privileged DSP mode.
This bit cannot be modified in user DSP mode. At reset, this
bit is initialized to 0. This bit is not affected in the exception
handling state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com