| 전자부품 데이터시트 검색엔진 |
|
SH7721 데이터시트(PDF) 126 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7721 데이터시트(HTML) 126 Page - Renesas Technology Corp |
|
126 / 1524 page ![]() Section 2 CPU Rev. 3.00 Jan. 18, 2008 Page 64 of 1458 REJ09B0033-0300 Type Kinds of Instruction Op Code Function Number of Instructions 21 MULS Signed multiplication (16 × 16 bits) 33 MULU Unsigned multiplication (16 × 16 bits) NEG Sign inversion NEGC Sign inversion with borrow SUB Binary subtraction SUBC Binary subtraction with borrow Arithmetic operation instructions SUBV Binary subtraction with underflow 6 AND Logical AND 14 NOT Bit inversion OR Logical OR TAS Memory test and bit setting TST Logical AND and T bit setting Logic operation instructions XOR Exclusive logical OR 12 ROTCL 1-bit left shift with T bit 16 ROTCR 1-bit right shift with T bit ROTL 1-bit left shift ROTR 1-bit right shift SHAD Arithmetic dynamic shift Shift instructions SHAL Arithmetic 1-bit left shift SHAR Arithmetic 1-bit right shift SHLD Logical dynamic shift SHLL Logical 1-bit left shift SHLLn Logical n-bit left shift SHLR Logical 1-bit right shift SHLRn Logical n-bit right shift |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |