 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PSD4235G2 데이터시트(PDF) 74 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD4235G2 데이터시트(HTML) 74 Page - STMicroelectronics |
|
|
74 / 93 page  Preliminary Information PSD4000 Series 71 Symbol Parameter Conditions Min Typ Max Unit tNLNH Warm RESET Active Low Time (Note 1) 150 ns tOPR RESET High to Operational Device 120 ns tNLNH-PO Power On Reset Active Low Time 1 ms tNLNH-A Warm RESET Active Low Time (Note 2) 25 µs Reset Pin Timing (5 V ± 10%) NOTE: 1. tCLCL is the CLKIN clock period. Microcontroller Interface – PSD4000 AC/DC Parameters (5V ± 10% Versions) Symbol Parameter Conditions Min Typ Max Unit tBVBH Vstby Detection to Vstbyon Output High (Note 1) 20 µs tBXBL Vstby Off Detection to Vstbyon Output Low (Note 1) 20 µs Vstbyon Timing (5 V ± 10%) -70 -90 Symbol Parameter Conditions Min Max Min Max Unit tLVDV ALE Access Time from Power Down 80 90 ns Maximum Delay from APD Enable Using CLKIN Input 15 * tCLCL (µs) (Note 1) µs tCLWH to Internal PDN Valid Signal Power Down Timing (5 V ± 10%) NOTE: 1. RESET will not abort Flash programming/erase cycles. 2. RESET will abort Flash programming or erase cycle. NOTE: 1. Vstbyon is measured at VCC ramp rate of 2 ms. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
