| 전자부품 데이터시트 검색엔진 |
|
PSD4235G2 데이터시트(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD4235G2 데이터시트(HTML) 53 Page - STMicroelectronics |
|
53 / 93 page ![]() PSD4000 Series Preliminary Information 50 9.4.3 Port Configuration Registers (PCRs) Each port has a set of PCRs used for configuration. The contents of the registers can be accessed by the microcontroller through normal read/write bus cycles at the addresses given in Table 6. The addresses in Table 6 are the offsets in hex from the base of the CSIOP register. The pins of a port are individually configurable and each bit in the register controls its respective pin. For example, Bit 0 in a register refers to Bit 0 of its port. The three PCRs, shown in Table 19, are used for setting the port configurations. The default power-up state for each register in Table 22 is 00h. Register Name Port MCU Access Control E,F,G Write/Read Direction A,B,C,D,E,F,G Write/Read Drive Select* A,B,C,D,E,F,G Write/Read Table 19. Port Configuration Registers *NOTE: See Table 22 for Drive Register bit definition. The PSD4000 Functional Blocks (cont.) 9.4.3.1 Control Register Any bit set to ‘0’ in the Control Register sets the corresponding Port pin to MCU I/O Mode, and a ‘1’ sets it to Address Out Mode. The default mode is MCU I/O. Only Ports E, F and G have an associated Control Register. 9.4.3.2 Direction Register The Direction Register controls the direction of data flow in the I/O Ports. Any bit set to ‘1’ in the Direction Register will cause the corresponding pin to be an output, and any bit set to ‘0’ will cause it to be an input. The default mode for all port pins is input. Figures 21 and 23 show the Port Architecture diagrams for Ports A/B/C and E/F/G respectively. The direction of data flow for Ports A, B, C and F are controlled by the direction register. An example of a configuration for a port with the three least significant bits set to output and the remainder set to input is shown in Table 21. Since Port D only contains four pins, the Direction Register for Port D has only the four least significant bits active. Direction Register Bit Port Pin Mode 0 Input 1 Output Table 20. Port Pin Direction Control Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 000 0 1 1 1 Table 21. Port Direction Assignment Example |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |