전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADV3201ASWZ 데이터시트(PDF) 11 Page - Analog Devices

부품명 ADV3201ASWZ
상세설명  300 MHz, 32 횞 32 Buffered Analog Crosspoint Switch
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADV3201ASWZ 데이터시트(HTML) 11 Page - Analog Devices

Back Button ADV3201ASWZ Datasheet HTML 7Page - Analog Devices ADV3201ASWZ Datasheet HTML 8Page - Analog Devices ADV3201ASWZ Datasheet HTML 9Page - Analog Devices ADV3201ASWZ Datasheet HTML 10Page - Analog Devices ADV3201ASWZ Datasheet HTML 11Page - Analog Devices ADV3201ASWZ Datasheet HTML 12Page - Analog Devices ADV3201ASWZ Datasheet HTML 13Page - Analog Devices ADV3201ASWZ Datasheet HTML 14Page - Analog Devices ADV3201ASWZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
ADV3200/ADV3201
Rev. 0 | Page 11 of
36
TRUTH TABLE AND LOGIC DIAGRAM
Table 8. Operation Truth Table
CS
UPDATE
CLK
DATA IN
DATA OUT
RESET
Operation/Comment
X1
X
X
X
X
0
Asynchronous reset. All outputs are disabled. The 193-bit shift
register is reset to all 0s.
0
1
Datai2
Datai-193
1
The data on the serial DATA IN line is loaded into the serial
register. The first bit clocked into the serial register appears at
DATA OUT 193 clock cycles later.
0
0
X
X
X
1
Switch matrix update. Data in the 193-bit shift register is trans-
ferred into the parallel latches that control the switch array and
sync-tip clamps.
1
X
X
X
X
1
Chip is not selected. No change in logic.
1 X = don’t care.
2 Datai: serial data.
OUT00
0
LSB
192
LE
D
CLR Q
OUT00
1
LSB
191
LE
D
CLR Q
OUT00
2
LSB
190
LE
D
CLR Q
OUT00
3
LSB
189
LE
D
CLR Q
OUT00
4
LSB
188
LE
D
CLR Q
OUT00
EN
MSB
187
LE
D
CLR Q
OUT01
0
LSB
186
LE
D
CLR Q
OUT30
EN
MSB
7
LE
D
CLR Q
OUT31
0
LSB
6
LE
D
CLR Q
OUT31
1
LSB
5
LE
D
CLR Q
OUT31
2
LSB
4
LE
D
CLR Q
OUT31
3
LSB
3
LE
D
CLR Q
OUT31
4
LSB
2
LE
D
CLR Q
OUT31
EN
MSB
1
LE
D
CLR Q
OUT31
SYNC
TIP
EN
0
LE
D
CLR Q
D
CLR
Q
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
DQ
CLK
. . .
DATA
OUT
DATA
IN
RESET
RESET
CLK
CS
UPDATE
. . .
DECODE
SWITCH MATRIX
1024
32
OUTPUT
ENABLE
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
CLR
Figure 6. Logic Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com