| 전자부품 데이터시트 검색엔진 |
|
ADV7181CBSTZ 데이터시트(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7181CBSTZ 데이터시트(HTML) 7 Page - Analog Devices |
|
7 / 20 page ![]() ADV7181C Rev. 0 | Page 7 of 20 ANALOG SPECIFICATIONS AVDD = 3.1.5 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. TMIN to TMAX = −40°C to +85°C, unless otherwise noted. Recommended analog input video signal range: 0.5 V to 1.6 V, typically 1 V p-p. Table 4. Parameter1, 2 Test Conditions Min Typ Max Unit CLAMP CIRCUITRY External Clamp Capacitor 0.1 μF Input Impedance; Except Pin 34 (FB) Clamps switched off 10 MΩ Input Impedance of Pin 34 (FB) 20 kΩ CML 1.86 V ADC Full-Scale Level CML + 0.8 V V ADC Zero-Scale level CML − 0.8 V V ADC Dynamic Range 1.6 V Clamp Level (When Locked) CVBS input CML – 0.292 V V SCART RGB input (R, G, B signals) CML – 0.4 V V S-Video input (Y signal) CML – 0.292 V V S-Video input (C signal) CML – 0 V V Component input (Y, Pr, Pb signals) CML – 0.3 V V PC RGB input (R, G, B signals) CML – 0.3 V V Large Clamp Source Current SDP only 0.75 mA Large Clamp Sink Current SDP only 0.9 mA Fine Clamp Source Current SDP only 17 μA Fine Clamp Sink Current SDP only 17 μA 1 The minimum/maximum specifications are guaranteed over this range. 2 Guaranteed by characterization. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |