전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8640DEC 데이터시트(PDF) 79 Page - Freescale Semiconductor, Inc

부품명 MPC8640DEC
상세설명  Integrated Host Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8640DEC 데이터시트(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button MPC8640DEC Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 76Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 77Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 78Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 79Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 81Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 82Page - Freescale Semiconductor, Inc MPC8640DEC Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 140 page
background image
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
79
Serial RapidIO
15.2
AC Requirements for Serial RapidIO SD
n_REF_CLK and
SD
n_REF_CLK
Table 50 lists AC requirements.
15.3
Signal Definitions
LP-Serial links use differential signaling. This section defines terms used in the description and
specification of differential signals. Figure 53 shows how the signals are defined. The figures show
waveforms for either a transmitter output (TD and TD) or a receiver input (RD and RD). Each signal
swings between A Volts and B Volts where A > B. Using these waveforms, the definitions are as follows:
8. The transmitter output signals and the receiver input signals TD, TD, RD and RD each have a
peak-to-peak swing of A - B Volts
9. The differential output signal of the transmitter, VOD, is defined as VTD-VTD
10. The differential input signal of the receiver, VID, is defined as VRD-VRD
11. The differential output signal of the transmitter and the differential input signal of the receiver
each range from A - B to -(A - B) Volts
12. The peak value of the differential transmitter output signal and the differential receiver input
signal is A - B Volts
13. The peak-to-peak value of the differential transmitter output signal and the differential receiver
input signal is 2 * (A - B) Volts
Table 50. SD
n_REF_CLK and SDn_REF_CLK AC Requirements
Symbol
Parameter Description
Min
Typical
Max
Units
Comments
tREF
REFCLK cycle time
10(8)
ns
8 ns applies only to serial RapidIO
with 125-MHz reference clock
tREFCJ
REFCLK cycle-to-cycle jitter. Difference in the
period of any two adjacent REFCLK cycles
80
ps
tREFPJ
Phase jitter. Deviation in edge location with
respect to mean edge location
–40
40
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com