AT89C51ED2-RDTUM datasheet(67/137 Pages) ATMEL

67 / 137 page

4235K–8051–05/08

AT89C51RD2/ED2

Figure 16-4. Data Transmission Format (CPHA = 0)

Figure 16-5. Data Transmission Format (CPHA = 1)

Figure 16-6. CPHA/SS Timing

As shown in Figure 16-4, the first SCK edge is the MSB capture strobe. Therefore, the Slave

must begin driving its data before the first SCK edge, and a falling edge on the SS pin is used to

start the transmission. The SS pin must be toggled high and then low between each Byte trans-

mitted (Figure 16-6).

Figure 16-5 shows an SPI transmission in which CPHA is ’1’. In this case, the Master begins

driving its MOSI pin on the first SCK edge. Therefore, the Slave uses the first SCK edge as a

start transmission signal. The SS pin can remain low between transmissions (Figure 16-6). This

format may be preferred in systems having only one Master and only one Slave driving the

MISO data line.

16.3.3

Error Conditions

The following flags in the SPSTA signal SPI error conditions:

MSB

bit6

bit5

bit4

bit3

bit2

bit1

LSB

bit6

bit5

bit4

bit3

bit2

bit1

MSB

LSB

Capture Point

SS (to Slave)

MISO (from Slave)

MOSI (from Master)

SCK (CPOL = 1)

SCK (CPOL = 0)

SPEN (Internal)

SCK Cycle Number

MSB

bit6

bit5

bit4

bit3

bit2

bit1

LSB

bit6

bit5

bit4

bit3

bit2

bit1

MSB

LSB

Capture Point

SS (to Slave)

MISO (from Slave)

MOSI (from Master)

SCK (CPOL = 1)

SCK (CPOL = 0)

SPEN (Internal)

SCK Cycle Number

Byte 1

Byte 2

Byte 3

MISO/MOSI

Master SS

Slave SS

(CPHA = 1)

Slave SS

(CPHA = 0)

AT89C51ED2-RDTUM 데이터시트(PDF) 67 Page - ATMEL Corporation

AT89C51ED2-RDTUM 데이터시트(HTML) 67 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL