CDCE62005 datasheet(44/76 Pages) TI

44 / 76 page

CDCE62005

SCAS862 – NOVEMBER 2008........................................................................................................................................................................................... www.ti.com

Output Multiplexer Control

The Clock Divider Module receives the clock selected by the output multiplexer. The output multiplexer selects

from one of four clock sources available on the Internal Clock Distribution. For a description of PRI_IN, SEC_IN,

and SMART_MUX, see Figure 23. For a description of SYNTH, see Figure 33.

Table 20. CDCE62005 Output Multiplexer Control Settings

OUTPUT MULTIPLEXER CONTROL

OUTMUXnSELX

OUTMUXnSELY

n.4

n.5

CLOCK SOURCE SELECTED

PRI_IN

SEC_IN

SMART_MUX

SYNTH

Output Buffer Control

Each of the five output channels includes a programmable output buffer; supporting LVPECL, LVDS, and

LVCMOS modes. Table 21 lists the settings required to configure the CDCE62005 for each output type.

Registers 0 through 4 correspond to Output Channels 0 through 4 respectively.

Table 21. CDCE62005 Output Buffer Control Settings

OUTPUT BUFFER CONTROL

OUTPUT TYPE

CMOSMODEnPX

CMOSMODEnPY

CMOSMODEnNX

CMOSMODEnNY

OUTBUFSELnX

OUTBUFSELnY

n.22

n.23

n.24

n.25

n.26

n.27

LVPECL

LVDS

See LVCMOS Output Buffer Configuration Settings

LVCMOS

OFF

Output Buffer Control – LVCMOS Configurations

A LVCMOS output configuration requires additional configuration data. In the single ended configuration, each

Output Channel provides a pair of outputs. The CDCE62005 supports four modes of operation for single ended

outputs as listed in Table 22.

Table 22. LVCMOS Output Buffer Configuration Settings

OUTPUT BUFFER CONTROL – LVCMOS CONFIGURATION

Output

Output Mode

Type

CMOSMODEnPX

CMOSMODEnPY

CMOSMODEnNX

CMOSMODEnNY

OUTBUFSELnX

OUTBUFSELnY

n.22

n.23

n.24

n.25

n.26

n.27

LVCMOS

Negative

Active – Non-inverted

LVCMOS

Negative

Hi-Z

LVCMOS

Negative

Active – Non-inverted

LVCMOS

Negative

Low

LVCMOS

Positive

Active – Non-inverted

LVCMOS

Positive

Hi-Z

LVCMOS

Positive

Active – Non-inverted

LVCMOS

Positive

Low

Submit Documentation Feedback

Product Folder Link(s) :CDCE62005

CDCE62005 데이터시트(PDF) 44 Page - Texas Instruments

CDCE62005 데이터시트(HTML) 44 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

데이터시트 다운로드

링크 URL