전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDCE62005 데이터시트(PDF) 69 Page - Texas Instruments

Click here to check the latest version.
부품명 CDCE62005
상세설명  Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CDCE62005 데이터시트(HTML) 69 Page - Texas Instruments

Back Button CDCE62005 Datasheet HTML 65Page - Texas Instruments CDCE62005 Datasheet HTML 66Page - Texas Instruments CDCE62005 Datasheet HTML 67Page - Texas Instruments CDCE62005 Datasheet HTML 68Page - Texas Instruments CDCE62005 Datasheet HTML 69Page - Texas Instruments CDCE62005 Datasheet HTML 70Page - Texas Instruments CDCE62005 Datasheet HTML 71Page - Texas Instruments CDCE62005 Datasheet HTML 72Page - Texas Instruments CDCE62005 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 76 page
background image
Output
Divider 0
Output
Divider 1
Output
Divider 2
Output
Divider 3
Output
Divider 4
PFD/
CP
/1:/2:HiZ
/1:/2:HiZ
Prescaler
Feedback
Divider
Input
Divider
Reference
Divider
30.72 MHz
10.00 MHz
122 .88 MHz
491 .52 MHz
245 .76 MHz
30.72 MHz
30.72 MHz
10 MHz
10 MHz
10
1
20 log
2
é
ù
=
ê
ú
ë
û
jitter
in
total
SNR
πf jitter
(8)
(
)
(
)
2
2
=
+
total
ADC
CLK
jitter
jitter
jitter
(9)
6.02
1.76
=
+
ADC
SNR
N
(10)
CDCE62005
www.ti.com........................................................................................................................................................................................... SCAS862 – NOVEMBER 2008
Figure 43. CDCE62005 Jitter Cleaner Example
Clocking ADCs with the CDCE62005
High-speed analog to digital converters incorporate high input bandwidth on both the analog port and the sample
clock port. Often the input bandwidth far exceeds the sample rate of the converter. Engineers regularly
implement receiver chains that take advantage of the characteristics of bandpass sampling. This implementation
trend often causes engineers working in communications system design to encounter the term clock limited
performance. Therefore, it is important to understand the impact of clock jitter on ADC performance. Equation 8
shows the relationship of data converter signal to noise ratio (SNR) to total jitter.
Total jitter comprises two components: the intrinsic aperture jitter of the converter and the jitter of the sample
clock:
With respect to an ADC with N-bits of resolution, ignoring total jitter, DNL, and input noise, the following equation
shows the relationship between resolution and SNR:
Figure 44 plots Equation 8 and Equation 10 for constant values of total jitter. When used in conjunction with most
ADCs, the CDCE62005 supports a total jitter performance value of <1 ps.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
69
Product Folder Link(s) :CDCE62005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com