 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMS320VC5402 데이터시트(PDF) 52 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5402 데이터시트(HTML) 52 Page - Texas Instruments |
|
|
52 / 68 page  TMS320VC5402 FIXEDPOINT DIGITAL SIGNAL PROCESSOR SPRS079E – OCTOBER 1998 – REVISED AUGUST 2000 52 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 instruction acquisition (IAQ), interrupt acknowledge (IACK), external flag (XF), and TOUT timings switching characteristics over recommended operating conditions for IAQ and IACK [H = 0.5 tc(CO)] (see Figure 25) PARAMETER MIN MAX UNIT td(CLKL-IAQL) Delay time, CLKOUT low to IAQ low –1 3 ns td(CLKL-IAQH) Delay time, CLKOUT low to IAQ high –1 3 ns td(A)IAQ Delay time, address valid to IAQ low 1 ns td(CLKL-IACKL) Delay time, CLKOUT low to IACK low –1 3 ns td(CLKL-IACKH) Delay time , CLKOUT low to IACK high –1 3 ns td(A)IACK Delay time, address valid to IACK low 3 ns th(A)IAQ Hold time, IAQ high after address invalid –2 ns th(A)IACK Hold time, IACK high after address invalid –2 ns tw(IAQL) Pulse duration, IAQ low 2H–2 ns tw(IACKL) Pulse duration, IACK low 2H–2 ns MSTRB IACK IAQ A[19:0] CLKOUT td(A)IACK td(A)IAQ tw(IACKL) th(A)IACK td(CLKL-IACKL) tw(IAQL) th(A)IAQ td(CLKL-IAQL) td(CLKL-IACKH) td(CLKL-IAQH) Figure 25. IAQ and IACK Timings |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
