TMS320VC5402 datasheet(23/68 Pages) TI

23 / 68 page

TMS320VC5402

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS079E – OCTOBER 1998 – REVISED AUGUST 2000

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

DMA controller

The ’5402 direct memory access (DMA) controller transfers data between points in the memory map without

intervention by the CPU. The DMA controller allows movements of data to and from internal program/data

memory or internal peripherals (such as the McBSPs) to occur in the background of CPU operation. The DMA

has six independent programmable channels allowing six different contexts for DMA operation.

features

The DMA has the following features:

D The DMA operates independently of the CPU.

D The DMA has six channels. The DMA can keep track of the contexts of six independent block transfers.

D The DMA has higher priority than the CPU for internal accesses.

D Each channel has independently programmable priorities.

D Each channel’s source and destination address registers can have configurable indexes through memory

on each read and write transfer, respectively. The address may remain constant, be post-incremented,

post-decremented, or be adjusted by a programmable value.

D Each read or write transfer may be initialized by selected events.

D Upon completion of a half-block or an entire-block transfer, each DMA channel may send an interrupt to the

CPU.

D The DMA can perform double-word transfers (a 32-bit transfer of two 16-bit words).

DMA memory map

The DMA memory map is shown in Figure 7 to allow DMA transfers to be unaffected by the status of the MPMC,

DROM, and OVLY bits.

FFFF

Reserved

4000

3FFF

Hex

0000

005F

0060

On-Chip DARAM

Scratch-Pad

0080

007F

(16K x 16-bit)

RAM

Reserved

McBSP

Registers

001F

0020

0023

0024

Reserved

Figure 7. ’5402 DMA Memory Map

TMS320VC5402 데이터시트(PDF) 23 Page - Texas Instruments

TMS320VC5402 데이터시트(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL