전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PCS2I99448 데이터시트(PDF) 11 Page - PulseCore Semiconductor

부품명 PCS2I99448
상세설명  3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PULSECORE [PulseCore Semiconductor]
홈페이지  http://www.onsemi.com/
Logo PULSECORE - PulseCore Semiconductor

PCS2I99448 데이터시트(HTML) 11 Page - PulseCore Semiconductor

Back Button PCS2I99448 Datasheet HTML 7Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 8Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 9Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 10Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 11Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 12Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 13Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 14Page - PulseCore Semiconductor PCS2I99448 Datasheet HTML 15Page - PulseCore Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 11 / 15 page
background image
September 2006
PCS2I99448
rev 0.4
3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
11 of 15
Notice: The information in this document is subject to change without notice.
PCLK
PCLK
QX
VPP
VCMR
VCC
VCC ÷2
GND
tP(LH)
tP(HL)
CCLK
QX
VCC
VCC ÷2
GND
tP(LH)
tP(HL)
VCC
VCC ÷2
GND
tSK(LH)
tSK(HL)
VCC
VCC ÷2
GND
VCC
VCC ÷2
GND
The pin-to-pin skew is defined as the worst case
difference in propagation between any similar delay path
within a single device
CCLK
QX
VCC
VCC ÷2
GND
tP(LH)
tP(HL)
VCC
VCC ÷2
GND
tSK(P) =| tPHL - tPHL |
VCC
VCC ÷2
GND
DC (tP ÷T0 Χ 100%)
tP
T0
The time from the output controlled edge to the
non-controlled edge, divided by the time output
controlled edge, expressed as a percentage.
tR
VCC = 3.3V VCC = 2.5V
2.4
1.8V
0.5
0.6V
tF
TN
TN + 1
TJIT(CC) = |TN -TN + 1|
The variation in cycle time of a single between adjacent
cycles, over a random sample of adjacent cycle pairs
CCLK
PCLK
VCC
VCC ÷2
GND
tS
VCC
VCC ÷2
GND
tH
CLK_STOP
Figure 11. Propagation Delay (tPD) Test Reference
Figure 12. Propagation Delay (tPD) Test Reference
Figure 13. Output–to–Output Skew tSK(LH, HL)
Figure 14. Output Pulse Skew (tSK(P) Test Reference
Figure 16. Output Transition Time Test Reference
Figure 15. Output Duty Cycle (DC)
Figure 17. Cycle–to–Cycle Jitter Reference
Figure 18. Setup and Hold Time (tS, tH) Test



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com