| 전자부품 데이터시트 검색엔진 |
|
STA2500D 데이터시트(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA2500D 데이터시트(HTML) 45 Page - STMicroelectronics |
|
45 / 57 page ![]() STA2500D Digital interfaces Doc ID 16067 Rev 1 45/57 Figure 22. PCM interface timing Table 27. PCM interface parameters Symbol Description Min. Typ. Max. Unit PCM Interface FPCM_CLK Frequency of PCM_CLK (Slave) 128(1) 2048 4000(2) kHz FPCM_SYNC Frequency of PCM_SYNC - 8 - kHz Psync_delay Delay of the starting of the first slot 0 - 255 cycles Ss Slot start (programmable for every slot) 0 - 255 cycles D Data size 8 - 16 bits N Number of slots per frame 1 - 3 - 1. Note that it is not possible to use 16 bits in Slave case if pcm_clk is 128kHz. This is the only exception. 2. In Master case, the maximum of PCM_CLK is 2048 kHz. Table 28. PCM interface timing (at PCM_CLK = 2048 kHz) Symbol Description Min. Typ. Max. Unit tWCH High period of PCM_CLK 200 - - ns tWCL Low period of PCM_CLK 200 - - ns tWSH High period of PCM_SYNC 200 - - ns tSSC Setup time, PCM_SYNC high to PCM_CLK low 100 - - ns tSDC Setup time, PCM_A/B input valid to PCM_CLK low 100 - - ns tHCD Hold time, PCM_CLK low to PCM_A/B input valid 100 - - ns tDCD Delay time, PCM_CLK high to PCM_A/B output valid - - 150 ns D02TL557 PCM_CLK tWCL PCM_SYNC PCM_A/B in PCM_B/A out MSB MSB-1 MSB-2 MSB-3 MSB-4 MSB MSB-1 MSB-2 MSB-3 MSB-4 tSSC tWCH tWSH tHCD tSDC tDCD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |