| 전자부품 데이터시트 검색엔진 |
|
AD8120ACPZ-R2 데이터시트(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD8120ACPZ-R2 데이터시트(HTML) 4 Page - Analog Devices |
|
4 / 16 page ![]() AD8120 Rev. 0 | Page 4 of 16 Parameter Test Conditions/Comments Min Typ Max Unit DIGITAL CONTROL INPUT CHARACTERISTICS SDO/SDA, SCK/SCL, SDI/A1, CS/A0, SER_SEL, MODE Input Bias Current 2 μA Input High Voltage 2.6 V Input Low Voltage 0.6 V Output High Voltage 4.5 V Output Low Voltage 0.6 V SPI TIMING CHARACTERISTICS Clock Frequency SCK 10 MHz CS Setup Time, t1 CS to SCK 5 ns Clock Pulse High, t2 SCK 50 ns Clock Pulse Low, t3 SCK 50 ns Data Setup Time, t4 SDI to SCK 5 ns Data Hold Time, t5 SDI to SCK 5 ns CS Hold Time, t6 SCK to CS 5 ns I2C TIMING CHARACTERISTICS Clock Frequency SCL 100 kHz Start Setup Time, t1 SDA to SCL 10 ns Clock Pulse High, t2 SCL 5 μs Clock Pulse Low, t3 SCL 5 μs Data Setup Time, t4 SDA (input) to SCL 100 ns Data Hold Time, t5 SDA (input) to SCL 100 ns Hold Time, t6 SCL to SDA 10 ns POWER SUPPLY Positive Supply Range 4.5 5.5 V Negative Supply Range −5.5 −4.5 V Positive Quiescent Current Delay = 0 ns 44 mA Delay = 50 ns 114 mA Powered down, PD low 4 mA Negative Quiescent Current Delay = 0 ns 37 mA Delay = 50 ns 108 mA Powered down, PD low 0.5 mA Quiescent Current Drift TMIN to TMAX, delay = 0 ns 0.13 mA/°C TMIN to TMAX, delay = 50 ns 0.36 mA/°C +PSRR RL = 150 Ω, delay = 50 ns 56 dB −PSRR RL = 150 Ω, delay = 50 ns 44 dB |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |