전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MPC2F35E2 데이터시트(PDF) 29 Page - Megawin Technology Co., Ltd

부품명 MPC2F35E2
상세설명  Low-speed USB micro-controller
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MEGAWIN [Megawin Technology Co., Ltd]
홈페이지  http://www.megawin.com.tw/megawin_EN/Index.asp
Logo MEGAWIN - Megawin Technology Co., Ltd

MPC2F35E2 데이터시트(HTML) 29 Page - Megawin Technology Co., Ltd

Back Button MPC2F35E2 Datasheet HTML 25Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 26Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 27Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 28Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 29Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 30Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 31Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 32Page - Megawin Technology Co., Ltd MPC2F35E2 Datasheet HTML 33Page - Megawin Technology Co., Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 46 page
background image
MEGAWIN
MPC2F35_USB Data Sheet
29
RXSTAT: Endpoint Receive Status Register (Endpoint-Indexed)
Read/Write
Address: 22H
Default: 0000_0XXX
System Reset or USB Reset
Bit
Number
Bit
Mnemonic
Function
7
RXSEQ
Receive Endpoint Sequence Bit (read, conditional write):
The bit will be toggled on completion of an ACK handshake in response to
an OUT token. This bit can be written by firmware if the RXOVW bit is set
when written along with the new RXSEQ value.
6
RXSETUP
Received Setup Transaction:
This bit is set by hardware when a valid SETUP transaction has been
received. Clear this bit upon detection of a SETUP transaction or the
firmware ready to handle the data/status stage of control transfer.
5
STOVW
Start Overwrite Flag (read-only):
Set by hardware upon receipt of a SETUP token for any control endpoint to
indicate that the receive FIFO is being overwritten with new SETUP data.
This bit is used only for control endpoints.
4
EDOVW
End Overwrite Flag:
This flag is set by hardware during the handshake phase of a SETUP
stage. This bit is cleared by firmware to read FIFO data. This bit is only
used for control endpoints.
3
RXSOVW
Receive Data Sequence Overwrite Bit:
Write ‘1’ to this bit to allow the value of the RXSEQ bit to be overwritten.
Writing a ‘0’ to this bit, it has no effect on RXSEQ. This bit always returns to
‘0’ when read.
2
-
Reserved:
Write zero to this bit.
1
-
Reserved:
Write zero to this bit.
0
-
Reserved:
Write zero to this bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com