전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MCP4728 데이터시트(PDF) 3 Page - Microchip Technology

부품명 MCP4728
상세설명  12-Bit, Quad Digital-to-Analog Converter with EEPROM Memory
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4728 데이터시트(HTML) 3 Page - Microchip Technology

  MCP4728 Datasheet HTML 1Page - Microchip Technology MCP4728 Datasheet HTML 2Page - Microchip Technology MCP4728 Datasheet HTML 3Page - Microchip Technology MCP4728 Datasheet HTML 4Page - Microchip Technology MCP4728 Datasheet HTML 5Page - Microchip Technology MCP4728 Datasheet HTML 6Page - Microchip Technology MCP4728 Datasheet HTML 7Page - Microchip Technology MCP4728 Datasheet HTML 8Page - Microchip Technology MCP4728 Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 66 page
background image
© 2009 Microchip Technology Inc.
DS22187C-page 3
MCP4728
1.0
ELECTRICAL
CHARACTERISTICS
Absolute Maximum Ratings†
VDD...................................................................................6.5V
All inputs and outputs w.r.t VSS .................–0.3V to VDD+0.3V
Current at Input Pins ....................................................±2 mA
Current at Supply Pins ............................................. ±110 mA
Current at Output Pins ...............................................±25 mA
Storage Temperature ...................................-65°C to +150°C
Ambient Temp. with Power Applied .............-55°C to +125°C
ESD protection on all pins
................ ≥ 4 kV HBM, ≥ 400V MM
Maximum Junction Temperature (TJ) ......................... +150°C
† Notice: Stresses above those listed under “Maximum rat-
ings” may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at
these or any other conditions above those indicated in the
operation listings of this specification is not implied. Exposure
to maximum rating conditions for extended periods may affect
device reliability
ELECTRICAL CHARACTERISTICS
Electrical Specifications: Unless otherwise indicated, all parameters apply at V
DD = + 2.7V to 5.5V, VSS = 0V,
RL = 5 kΩ, CL = 100 pF, GX = 1, TA = -40°C to +125°C. Typical values are at +25°C, VIH = VDD, VIL = VSS.
Parameter
Symbol
Min
Typical
Max
Units
Conditions
Power Requirements
Operating Voltage
VDD
2.7
5.5
V
Supply Current with
External Reference
(VREF = VDD )
(Note 1)
IDD_EXT
—
800
1400
µA
VREF = VDD, VDD = 5.5V
All 4 channels are in normal mode.
—
600
—
µA
3 channels are in normal mode,
1 channel is powered down.
—
400
—
µA
2 channels are in normal mode,
2 channel are powered down.
—
200
—
µA
1 channel is in normal mode,
3 channels are powered down.
Power-Down Current with-
External Reference
IPD_EXT
—
40
—
nA
All 4 channels are powered down.
(VREF = VDD)
Supply Current with
Internal Reference
(VREF = Internal)
(Note 1)
IDD_INT
—
800
1400
µA
VREF = Internal Reference
VDD = 5.5V
All 4 channels are in normal mode.
—
600
—
µA
3 channels are in normal mode,
1 channel is powered down.
—
400
—
µA
2 channels are in normal mode,
2 channels are powered down.
—
200
—
µA
1 channel is in normal mode,
3 channels are powered down.
Power-Down Current with
Internal Reference
IPD_INT
—
45
60
µA
All 4 channels are powered down.
VREF = Internal Reference
Note 1: All digital input pins (SDA, SCL, LDAC) are tied to “High”, Output pins are unloaded, code = 0x000.
2: The power-up ramp rate measures the rise of V
DD over time.
3: This parameter is ensured by design and not 100% tested.
4: This parameter is ensured by characterization and not 100% tested.
5: Test code range: 100 - 4000 codes, V
REF = VDD, VDD = 5.5V.
6: Time delay to settle to a new reference when switching from external to internal reference or vice versa.
7: This parameter is indirectly tested by Offset and Gain error testing.
8: Within 1/2 LSB of the final value when code changes from 1/4 of to 3/4 of full scale.
9: This time delay is measured from the falling edge of ACK pulse in I2C command to the beginning of V
OUT.
This time delay is not included in the output settling time specification.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com