IMX35 datasheet(63/148 Pages) FREESCALE

63 / 148 page

i.MX35 Applications Processors for Automotive Products, Rev. 6

Freescale Semiconductor

Figure 39. eSDHCv2 Timing

Table 44. eSDHCv2 Interface Timing Specification

Parameter

Symbols Min. Max.

Unit

Card Input Clock

SD1 Clock frequency (Low Speed)

fPP

1 In low-speed mode, the card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

400

kHz

Clock frequency (SD/SDIO Full Speed/High Speed)

fPP

2 In normal-speed mode for the SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode,

clock frequency can be any value between 0–50 MHz.

025/50 MHz

Clock frequency (MMC Full Speed/High Speed)

fPP

3 In normal-speed mode for MMC card, clock frequency can be any value between 0 and 20 MHz. In high-speed mode, clock

frequency can be any value between 0–52 MHz.

020/52 MHz

Clock frequency (Identification Mode)

fOD

100

400

kHz

SD2 Clock Low time

tWL

7—

SD3 Clock high time

tWH

7—

SD4 Clock rise time

tTLH

—3

SD5 Clock fall time

tTHL

—3

eSDHC Output/Card Inputs CMD, DAT (Reference to CLK)

SD6 eSDHC output delay

tOD

–3

eSDHC Input/Card Outputs CMD, DAT (Reference to CLK)

SD7 eSDHC input setup time

tISU

5—

SD8 eSDHC input hold time

tIH

4 To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

2.5

—

SD1

SD3

SD5

SD4

SD7

SDHCx_CMD

output from eSDHCv2 to card

SDHCx_DAT_1

SDHCx_DAT_7

SDHCx_DAT_0

output from card to eSDHCv2

SDHCx_CLK

SD2

SD8

SD6

SDHCx_CMD

SDHCx_DAT_1

SDHCx_DAT_7

SDHCx_DAT_0

IMX35 데이터시트(PDF) 63 Page - Freescale Semiconductor, Inc

IMX35 데이터시트(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL