| 전자부품 데이터시트 검색엔진 |
|
56F8167 데이터시트(PDF) 21 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8167 데이터시트(HTML) 21 Page - Freescale Semiconductor, Inc |
|
21 / 182 page ![]() Signal Pins 56F8367 Technical Data, Rev. 9 Freescale Semiconductor 21 Preliminary A6 (GPIOE2) 17 G1 Output Schmitt Input/ Output In reset, output is disabled, pull-up is enabled Address Bus — A6 - A7 specify two of the address lines for external program or data memory accesses. Depending upon the state of the DRV bit in the EMI bus control register (BCR), A6 - A7 and EMI control signals are tri-stated when the external bus is inactive. Most designs will want to change the DRV state to DRV = 1 instead of using the default setting. Port E GPIO — These two GPIO pins can be individually programmed as input or output pins. After reset, the default state is Address Bus. To deactivate the internal pull-up resistor, clear the appropriate GPIO bit in the GPIOE_PUR register. Example: GPIOE2, clear bit 2 in the GPIOE_PUR register. A7 (GPIOE3) 18 G3 A8 (GPIOA0) 19 G2 Output Schmitt Input/ Output In reset, output is disabled, pull-up is enabled Address Bus— A8 - A15 specify eight of the address lines for external program or data memory accesses. Depending upon the state of the DRV bit in the EMI bus control register (BCR), A8 - A15 and EMI control signals are tri-stated when the external bus is inactive. Most designs will want to change the DRV state to DRV = 1 instead of using the default setting. Port A GPIO — These eight GPIO pins can be individually programmed as input or output pins. After reset, the default state is Address Bus. To deactivate the internal pull-up resistor, clear the appropriate GPIO bit in the GPIOA_PUR register. Example: GPIOA0, clear bit 0 in the GPIOA_PUR register. A9 (GPIOA1) 20 H1 A10 (GPIOA2) 21 H2 A11 (GPIOA3) 22 H4 A12 (GPIOA4) 23 H3 A13 (GPIOA5) 24 J1 A14 (GPIOA6) 25 J2 A15 (GPIOA7) 26 J3 Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA (Continued) Signal Name Pin No. Ball No. Type State During Reset Signal Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |